A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores

• Author(s): Lopes, Joelmir José
• Date: 2010
• Origin: Oasisbr
• Subject(s): SISTEMAS EMBUTIDOS
• Document Type: Journal article
• Language: English