4 documents found, page 1 of 1

Sort by Issue Date

A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems

Gomony, Manil Dev; Garside, Jamie; Åkesson, Benny; Audsley, Neil; Goossens, Kees

Embedded systems are increasingly based on multi-core platforms to accommodate a growing number of applications, some of which have real-time requirements. Resources, such as off-chip DRAM, are typically shared between the applications using memory interconnects with different arbitration polices to cater to diverse bandwidth and latency requirements. However, traditional centralized interconnects are not scala...


Memory Controllers for Mixed-Time-Criticality Systems

Goossens, Sven; Chandrasekar, Karthik; Åkesson, Benny; Goossens, Kees

This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and ...


Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Co...

Li, Yonghui; Åkesson, Benny; Goossens, Kees

In modern multi-core systems with multiple real-time (RT) applications, memory traffic accessing the shared SDRAM is increasingly diverse, e.g., transactions have variable sizes. RT memory controllers with dynamic command scheduling can efficiently address the diversity by issuing appropriate commands subject to the SDRAM timing constraints. However, the scheduling dependencies between commands make it challeng...


Mode-Controlled Data-Flow Modeling of Real-Time Memory Controllers

Li, Yonghui; Salunkhe, Hrishikesh; Bastos, João; Moreira, Orlando; Åkesson, Benny; Goossens, Kees

SDRAM is a shared resource in modern multi-core platforms executing multiple real-time (RT) streaming applications. It is crucial to analyze the minimum guaranteed SDRAM bandwidth to ensure that the requirements of the RT streaming applications are always satisfied. However, deriving the worst-case bandwidth (WCBW) is challenging because of the diverse memory traffic with variable transaction sizes. In fact, ex...


4 Results

Queried text

Refine Results

Author












Date




Document Type




Funding



Access rights



Resource


Subject