Author(s): Sá, Bruno Vilaça ; Valente, Luca ; Martins, José Carvalho ; Rossi, Davide ; Benini, Luca ; Pinto, Sandro
Date: 2022
Persistent ID: https://hdl.handle.net/1822/81559
Origin: RepositóriUM - Universidade do Minho
Subject(s): Engenharia e Tecnologia::Engenharia Eletrotécnica, Eletrónica e Informática; Indústria, inovação e infraestruturas
In this work, we describe the implementation of the latest version of the RISC-V Hypervisor extension (v1.0) specification in a RISC-V CVA6-based (64-bit) SoC. We also report the results of performing an extensive evaluation on the current design and we share our experience about the design space exploration for a few microarchitectural optimizations to the memory subsystem. To complete, we have also enhanced the timer infrastructure by implementing the privileged timer Sstc extension. All these efforts we conducted in an attempt to improve performance without compromising area and power.
